Design Verification Engineer
DIGITAL ELECTRONICS
Are you fascinated by the inner workings of electronic devices, from smartphones to computers, & eager to know the digital world?
VERILOG
Dive into practical Verilog projects, from simple LED blinkers to complex FPGA-based applications.
.
.
SYSTEM VERILOG
System Verilog is a high-level hardware description language (HDL) used for the design and verification of digital systems.
UVM
Explore our range of UVM courses, including introductory courses for beginners, advanced topics for experienced engineers, and specialized UVM applications.
LINUX & GVIM
Are you ready to dive into the world of open-source computing and take your text editing skills to the next level?
PROTOCOLS
Our detailed articles and tutorials break down various protocols, from the foundational TCP/IP to application-specific ones like AXI, PCIe, Ethernet, and more
P2.6 The Physical Layer: Byte Striping, Encoding, and Link Training in PCIe
In our final deep dive into the PCIe layered architecture, we reach the foundation: the Physical...
P3.1 Understanding BDF: How Every PCIe Function is Uniquely Identified
To effectively manage and communicate with all the different components inside a computer, the system needs...
P3.2 Configuration Address Space: Comparing Legacy 256-Byte PCI to the Expanded 4KB PCIe Space
In the early days of PCs, installing a new expansion card meant manually configuring physical switches...
P3.3 Generating Configuration Transactions: Legacy IO-Indirect vs. PCIe Enhanced Access
In our exploration of PCI Express (PCIe) architecture, we have established that devices use configuration space...
P3.4 Type 0 vs. Type 1 Configuration Requests: Navigating the PCIe Tree
In our previous lectures on PCI Express (PCIe) configuration, we learned that only the Root Complex...
P3.5 The Enumeration Process (Discovery): Navigating the PCIe Topology
When a computer first powers up or undergoes a reset, the system software actually knows very...
P4.1 Memory and IO Address Spaces: MMIO vs. Legacy IO and Prefetchable Memory
To effectively communicate with hardware, system software needs a way to access a device’s internal registers...
P4.2 Base Address Registers (BARs): Negotiating Device Memory and IO Space
To function properly, a PCIe device must allow the system’s software to read and write to...
P4.3 Base and Limit Registers: Routing Traffic Through Bridges and Switches
Once a PCIe function’s Base Address Registers (BARs) are programmed by system software, the device knows...