Design Verification Engineer
DIGITAL ELECTRONICS
Are you fascinated by the inner workings of electronic devices, from smartphones to computers, & eager to know the digital world?
VERILOG
Dive into practical Verilog projects, from simple LED blinkers to complex FPGA-based applications.
.
.
SYSTEM VERILOG
System Verilog is a high-level hardware description language (HDL) used for the design and verification of digital systems.
UVM
Explore our range of UVM courses, including introductory courses for beginners, advanced topics for experienced engineers, and specialized UVM applications.
LINUX & GVIM
Are you ready to dive into the world of open-source computing and take your text editing skills to the next level?
PROTOCOLS
Our detailed articles and tutorials break down various protocols, from the foundational TCP/IP to application-specific ones like AXI, PCIe, Ethernet, and more
P1.2 Differential Signaling: Enhancing Noise Immunity and Reducing Voltage in PCIe
In our previous lecture, we explored how PCI Express (PCIe) broke the speed barriers of parallel...
P1.3 Links, Lanes, and Bandwidth: Exploring Scalable Performance in PCIe
In our previous lectures, we discussed how PCI Express (PCIe) shifted to a serial transport model...
P1.4 PCIe Topology Elements: Defining the Core Components of a Tree Structure
In previous lectures, we learned that PCI Express (PCIe) shifted away from a shared parallel bus...
P1.5 The Layered Architecture: An Executive Overview of PCIe’s Core and Layers
As we shift our focus to how data actually moves across the modern PCI Express (PCIe)...
P2.1 The Transaction Layer: Crafting PCIe TLPs for Memory, IO, Configuration, and Messages
In our executive overview of the PCIe architecture, we learned that data transmission is divided into...
P2.2 Posted vs. Non-Posted Transactions: Maximizing PCIe Bus Efficiency
In our previous discussions on PCI Express (PCIe) architecture, we saw how the system relies on...
P2.3 Quality of Service (QoS): Prioritizing Time-Sensitive Traffic in PCIe
In our continued exploration of the PCIe Transaction Layer, we must address how the system handles...
P2.4 The Data Link Layer and DLLPs: Ensuring Reliable PCIe Communication
In our previous lecture, we explored how the Transaction Layer assembles our data into Transaction Layer...
P2.5 Reliable Delivery in PCIe: Understanding the Ack/Nak Protocol
In our previous lectures on the PCI Express (PCIe) layered architecture, we discussed how the Transaction...