SystemVerilog Series — SV-07c: Concatenation, Array, Struct & Tagged Union Expressions — VLSI Trainers SystemVerilog Series · SV-07c Static Prefixes, Concatenation, Array, Struct & Tagged Union Expressions The longest static prefix concept, enhanced concatenation for strings, unpacked array expressions with keys, structure expressions with member/type/default keys, and tagged union creation and member access — all […]
SYSTEMVERILOG SERIES · SV-07C Read More »
SystemVerilog Series — SV-07b: Real Operators, Size, Sign, Precedence & Built-in Methods — VLSI Trainers SystemVerilog Series · SV-07b Real Operators, Size, Sign, Precedence & Built-in Methods How SV handles real and shortreal in expressions, size and sign determination, the full precedence table with new SV operators, and the built-in method system that replaces system
SYSTEMVERILOG SERIES · SV-07B Read More »
SystemVerilog Series — SV-07a: Operators & Expressions — VLSI Trainers SystemVerilog Series · SV-07a Operators & Expressions New assignment operators, increment/decrement, the three equality operator families, wildcard comparisons, type rules for mixed logic/bit expressions, and operator precedence — all the SV additions to Verilog-2001 operators explained with worked examples. Contents What SV Adds to Verilog
SYSTEMVERILOG SERIES · SV-07A Read More »
SystemVerilog Series — SV-06: Attributes — VLSI Trainers SystemVerilog Series · SV-06 Attributes How to attach named properties to any SystemVerilog construct using the (* *) syntax — what the default type rule means, where attributes can appear, and the real-world synthesis and lint directives every RTL engineer encounters. Contents What Are Attributes? Syntax Default
SYSTEMVERILOG SERIES · SV-06 Read More »
SystemVerilog Series — SV-05a: Data Declarations & Constants — VLSI Trainers SystemVerilog Series · SV-05a Data Declarations & Constants What data is in SystemVerilog, the declaration syntax, and the three kinds of constant — localparam, specparam, and the new const keyword — with worked examples covering every rule and edge case. Contents Kinds of Data
SYSTEMVERILOG SERIES · SV-05A Read More »
SystemVerilog Series — SV-04c: Associative Arrays, Queues & Manipulation Methods — VLSI Trainers SystemVerilog Series · SV-04c Associative Arrays, Queues & Array Manipulation Methods The three remaining array kinds — associative arrays (sparse hash maps), queues (variable-size FIFO lists), and the full suite of array manipulation methods for searching, ordering, and reducing — with worked
SYSTEMVERILOG SERIES · SV-04C Read More »
SystemVerilog Series — SV-04b: Dynamic Arrays — VLSI Trainers SystemVerilog Series · SV-04b Dynamic Arrays, Assignment & Arguments How to declare and use dynamic arrays in SystemVerilog — allocating with new[], growing with value-preservation, the three built-in methods, complete array assignment compatibility rules, and how to pass any array kind as a task or function
SYSTEMVERILOG SERIES · SV-04B Read More »
SystemVerilog Series — SV-04a: Packed & Unpacked Arrays — VLSI Trainers SystemVerilog Series · SV-04a Packed & Unpacked Arrays How arrays work in SystemVerilog — the packed vs unpacked distinction, multi-dimensional layout, indexing and slicing, and array querying functions — with detailed diagrams and worked examples at every step. Contents Introduction & Array Types Packed
SYSTEMVERILOG SERIES · SV-04A Read More »
SystemVerilog Series — SV-03: Data Types — VLSI Trainers SystemVerilog Series · SV-03 Data Types The complete SystemVerilog type system — integer types, 2-state vs 4-state, void, chandle, string methods, events, typedef, enumerations, structs, unions, tagged unions, classes, casting, $cast, and bit-stream casting. Contents Type System Overview Integer Data Types Real & shortreal void, chandle
SystemVerilog Series · SV-03 Read More »
SystemVerilog Series — SV-02: Literal Values — VLSI Trainers SystemVerilog Series · SV-02 Literal Values Integer, logic, real, time, string, array, and structure literals in SystemVerilog — what's new versus Verilog-2001, how sizing and signing rules apply, and practical patterns for every literal type. Contents Overview & What's New Integer & Logic Literals Real Literals
SystemVerilog Series · SV-02 Read More »
