Gate Level — Arrays, Flip-Flops, Delays, Strengths, Nets — VLSI Trainers Verilog Series · Module 08 Gate Level — Arrays, Flip-Flops, Delays, Strengths & Nets Advanced gate-level modelling: arrays of primitive instances, flip-flop design from gates, propagation delays, strength resolution, net types, and complete basic circuit designs. 📋 Contents Array of Instances Array Examples Flip-Flops […]
Verilog Series · Module 08 Read More »
Gate Level Modelling in Verilog — VLSI Trainers Verilog Series · Module 07 Gate Level Modelling in Verilog Learn how to model digital circuits using Verilog’s built-in gate primitives — AND, OR, NAND, NOR, XOR, NOT, BUF, and tri-state gates — with truth tables, diagrams, and complete examples. 📋 Contents Introduction AND Gate Primitive Gate
Verilog Series · Module 07 Read More »
Verilog Data — Numbers, Strings, Logic, Data Types, Operators Verilog Series · Module 06 Numbers, Strings, Logic, Data Types & Operators A complete reference to Verilog’s value system — how numbers are written, what logic values mean, data types, scalars, vectors, parameters, and every operator category. 📋 Contents Numbers Number Format Strings Logic Values Signal
Numbers, Strings, Logic, Data Types & Operators Read More »
Language Constructs and Conventions — VLSI Trainers Verilog Series · Module 05 Language Constructs & Conventions The building blocks of every Verilog source file — tokens, keywords, identifiers, white space, and comments explained clearly with examples. 📋 Contents Introduction — What are Tokens? The 7 Token Types Keywords Keyword Categories Identifiers Identifier Rules Valid vs
Verilog Series · Module 05 Read More »
Module in Verilog — VLSI Trainers Verilog Series · Module 04 MODULE in Verilog The fundamental building block of every Verilog design — understand what a module is, how ports work, and how to instantiate and compose modules into larger systems. 📋 Contents What is a Module? Port Types Module as a Black Box Module
Verilog Series · Module 04 Read More »
Levels of Design Description in Verilog — VLSI Trainers Verilog Series · Module 02 Levels of Design Description in Verilog Understand the four abstraction levels Verilog supports — from transistor switches all the way up to behavioral system descriptions. 📋 Contents Overview — The Four Levels 1. Circuit / Switch Level 2. Gate Level 3.
Verilog Series · Module 02 Read More »
Introduction to Verilog — VLSI Trainers HDL Series · Module 01 Introduction to Verilog A complete guide to Verilog HDL — history, design levels, language constructs, data types and operators. 📋 Table of Contents History of Verilog Levels of Design Description Concurrency Simulation & Synthesis Functional Verification System Tasks & PLI The Module Language Constructs
Verilog Series · Module 01 Read More »
Phase 1: APB Spec & Environment Setup | APB on EDA Playground APB × EDA Playground Series Home Phase 2 → Phase 1 / 5 Series AMBA 3 APB on EDA Playground Phase 1 — Spec & Environment Setup Week 1–2 (May 12–22) IHI 0024B §4 · §3 apb_pkg + apb_if + 6 SVA Before
While classic Verilog was limited to basic fixed-size arrays, SystemVerilog introduces a powerful and versatile set of storage types. Whether you need to model a massive sparse memory or build a flexible testbench scoreboard, choosing the right data structure will make your code faster, more efficient, and easier to write. Here is a breakdown of
While Verilog-1995 provided basic data types like the four-state reg and wire, SystemVerilog introduces a rich set of enhanced data structures specifically designed to help both hardware designers and verification engineers write more abstract, readable, and robust code. Here is a breakdown of the essential built-in and custom data types you need to know when
SystemVerilog Data Types: Built-in, Custom, and Beyond Read More »
