Verilog Designs — Binary to Gray Code Conversion — VLSI Trainers Verilog Designs · Module 28 Binary to Gray Code Conversion Complete implementation of the Binary-to-Gray conversion circuit — data flow, behavioral, parameterised generate, and reverse Gray-to-Binary — with full truth table, XOR circuit diagram, and exhaustive testbench covering all 256 input values. 📋 Contents […]
VERILOG DESIGNS · MODULE 28 Read More »
Verilog Designs — Count the Number of 1s — VLSI Trainers Verilog Designs · Module 27 Count the Number of 1s Four implementations of the population count (popcount) circuit — combinational loop, sequential serial counter, parallel operator, and tree-adder — with an exhaustive self-checking testbench covering all 256 input values of an 8-bit input. 📋
Verilog Designs · Module 27 Read More »
Verilog Designs — Sequence Detector 1101 Overlapping (Mealy & Moore) — VLSI Trainers Verilog Designs · Module 26 Sequence Detector — 1101 Mealy Machine & Moore Machine · Overlapping Complete overlapping FSM design for 1101 — after each detection, the FSM reuses the longest suffix of the detected sequence that can start a new match,
Verilog Designs · Module 26 Read More »
Verilog Designs — Sequence Detector 1101 (Mealy & Moore) — VLSI Trainers Verilog Designs · Module 25 Sequence Detector — 1101 Mealy Machine & Moore Machine · Non-Overlapping Complete FSM design for detecting the binary sequence 1101 — both Mealy and Moore implementations with state diagrams, state tables, Verilog code, and a shared exhaustive testbench
Verilog Designs · Module 25 Read More »
Verilog Designs — D Flip-Flop (Sync & Async Reset) — VLSI Trainers Verilog Designs · Module 24 D Flip-Flop — Synchronous & Asynchronous Reset Complete D flip-flop implementations with synchronous reset and asynchronous reset — behavioral and structural models, timing diagrams, characteristic tables, and exhaustive self-checking testbenches that verify reset timing behaviour precisely. 📋 Contents
Verilog Designs · Module 24 Read More »
Verilog Designs — ALU with Testbench — VLSI Trainers Verilog Designs · Module 23 8-bit ALU — Design & Testbench Complete 8-bit Arithmetic Logic Unit with 8 operations — addition, subtraction, AND, OR, XOR, NOT, shift-left, shift-right — zero, carry, negative and overflow flags, plus an exhaustive self-checking testbench covering all operation codes. 📋 Contents
Verilog Designs · Module 23 Read More »
Verilog Designs — Multiplexer (3 Styles) with Testbench — VLSI Trainers Verilog Designs · Module 22 Multiplexer — Three Implementation Styles Complete 2-to-1 and 4-to-1 multiplexer designs using three distinct Verilog styles: case statement, logical expression, and conditional (ternary) operator — each with waveform and exhaustive testbench. 📋 Contents Introduction & MUX Theory Truth Table
Verilog Designs · Module 22 Read More »
Verilog Designs — 4-bit Full Adder using Half Adder — VLSI Trainers Verilog Designs · Module 21 4-bit Full Adder using Half Adder Complete 4-bit ripple carry adder built bottom-up from primitive gates → half adder → 1-bit full adder → 4-bit adder. Exhaustive testbench with 256 random + corner-case vectors and simulation waveform. 📋
VERILOG DESIGNS · MODULE 21 Read More »
Verilog Designs — 1-bit Full Adder with Testbench — VLSI Trainers Verilog Designs · Module 20 1-bit Full Adder — Design & Testbench Complete 1-bit full adder at four abstraction levels — gate, data flow, behavioral, and half-adder composition — with exhaustive self-checking testbench covering all 8 input combinations. 📋 Contents Introduction & Theory Truth
VERILOG DESIGNS · MODULE 20 Read More »
Verilog Designs — Half Adder with Testbench — VLSI Trainers Verilog Designs · Module 19 Half Adder — Design & Testbench Complete half adder implementation at four abstraction levels — gate, data flow, behavioral, and UDP — each paired with a comprehensive self-checking testbench, waveform output, and simulation log. 📋 Contents Introduction & Theory Truth
VERILOG DESIGNS · MODULE 19 Read More »
