Protocol : PCIe
My Progress
38%
PCIe: Index
- The Evolution of Peripheral Buses: From ISA to High-Performance PCI
- Understanding PCI Basics: The Shared Parallel Bus and Bus Cycles
- PCI Transaction Models: Programmed I/O, DMA, and Peer-to-Peer
- The Limitations of Parallel Buses: Why PCI Hit a Speed Ceiling
- Introducing PCI-X: Achieving Higher Bandwidth and the Split-Transaction Model
- The Shift to Serial Transport: Understanding PCIe’s Dual-Simplex Architecture
- Differential Signaling: Enhancing Noise Immunity and Reducing Voltage in PCIe
- Links, Lanes, and Bandwidth: Exploring Scalable Performance in PCIe
- PCIe Topology Elements: Defining the Core Components of a Tree Structure
- The Layered Architecture: An Executive Overview of PCIe’s Core and Layers
- The Transaction Layer: Crafting PCIe TLPs for Memory, IO, Configuration, and Messages
- Posted vs. Non-Posted Transactions: Maximizing PCIe Bus Efficiency
- Quality of Service (QoS): Prioritizing Time-Sensitive Traffic in PCIe
- The Data Link Layer and DLLPs: Ensuring Reliable PCIe Communication
- Reliable Delivery in PCIe: Understanding the Ack/Nak Protocol
- The Physical Layer: Byte Striping, Encoding, and Link Training in PCIe
- Understanding BDF: How Every PCIe Function is Uniquely Identified
- Configuration Address Space: Comparing Legacy 256-Byte PCI to the Expanded 4KB PCIe Space
- Generating Configuration Transactions: Legacy IO-Indirect vs. PCIe Enhanced Access
- Type 0 vs. Type 1 Configuration Requests: Navigating the PCIe Tree
- The Enumeration Process (Discovery): Navigating the PCIe Topology
- Memory and IO Address Spaces: MMIO vs. Legacy IO and Prefetchable Memory
- Base Address Registers (BARs): Negotiating Device Memory and IO Space
- Base and Limit Registers: Routing Traffic Through Bridges and Switches
- ID and Address Routing Mechanisms: Navigating the PCIe Fabric
- Implicit Routing for Messages in PCIe