UVM-04: The UVM Factory — VLSI Trainers VLSI VLSI Trainers UVM Series · UVM-04 UVM Series · UVM-04 The UVM Factory How the UVM factory works, why create() must always be used instead of new(), the registration macros for components and objects, type overrides and instance overrides, how polymorphism makes overrides work, and the complete […]
UVM Series · UVM-04 Read More »
CA-02: Generations of Computers & Classification — VLSI Trainers Computer Architecture · Article 2 of 12 CA-02: Generations of Computers & Classification Five generations of computing technology — from vacuum tubes to ULSI — and how computers are classified by size and capability. What changed with each generation, and why it matters for modern VLSI.
CA-02: Generations of Computers & Classification Read More »
UVM-03: UVM Phases — VLSI Trainers VLSI VLSI Trainers UVM Series · UVM-03 UVM Series · UVM-03 UVM Phases The complete UVM phase system — all 12 standard phases, execution order and direction, function phases vs task phases, the run-time sub-phases, phase objections, drain time, phase_ready_to_end, and common phase mistakes that break simulations. Contents Phase
UVM Series · UVM-03 Read More »
CA-01: Introduction to Computers — History, What Is a Computer, and Why It Matters for VLSI — VLSI Trainers Computer Architecture · Article 1 of 12 CA-01: Introduction to Computers What a computer is, how it works, the history from abacus to microprocessors, data representation in binary, and how every concept connects to modern VLSI
CA-01: Introduction to Computers Read More »
Computer Architecture Series — Complete Index — VLSI Trainers VLSI Trainers · Computer Architecture Series Computer Architecture From computer fundamentals and Von Neumann architecture through CPU design, memory systems, I/O techniques, bus design, and digital logic — a complete course series mapped to VLSI chip design at every level. 12Articles 6Units 15Lectures 40+Diagrams 🖥️ Who
Computer Architecture Series Read More »
Explore the structure of a professional UVM testbench and understand how test, environment, and agent components work together. Learn top-down construction, bottom-up connectivity, deferred object creation, UVM phase execution, naming and path conventions, and build a complete block-level verification architecture using SystemVerilog UVM.
UVM Testbench Architecture: Components, Phases and Hierarchy Explained Read More »
UVM-01: Introduction to UVM — VLSI Trainers VLSI VLSI Trainers UVM Series · UVM-01 UVM Series · UVM-01 Introduction to UVM What UVM is, why it was created, how it differs from module-based testbenches, the uvm_component vs uvm_object distinction, the standard testbench topology, and your first working UVM component. Contents What is UVM? Why UVM
Introduction to UVM: Understanding the Basics of Universal Verification Methodology Read More »
Learn how to decode SPI transactions from signal traces using protocol analysis techniques and Python. Build a complete SPI decoder supporting CPOL, CPHA, streaming transactions, and multi-exchange communication with worked examples and source code.
SPI Transaction Decoding Lab: Protocol Analysis and Python Decoder Implementation Read More »
Master Universal Verification Methodology (UVM) with a structured course covering UVM components, sequences, agents, scoreboards, coverage, Register Abstraction Layer (RAL), factory overrides, debugging, and complete SystemVerilog testbench development.
Universal Verification Methodology (UVM): Complete Course from Basics to Advanced Read More »
Learn how multiple SPI slaves are connected to a single SPI master. Explore independent chip-select and daisy-chain topologies, MISO bus contention, tri-state buffers, shift-register operation, and the advantages and limitations of each SPI architecture.
SPI Multi-Slave Topologies: Chip Select, Daisy Chain and Bus Architecture Read More »
