Blog

1] What is the Difference between Param and typedef in System Verilog ? In SystemVerilog, both param and typedef are used to define constants or custom data types, but they serve different purposes. Here is the difference between param and typedef in SystemVerilog: param: typedef: 2] What is `timescale in System Verilog? In SystemVerilog, the `timescale directive is used to specify the time […]

X-propagation in VLSI refers to the propagation of the ‘X’ value, which represents an unknown logic value, through different logic gates in a VLSI (Very Large Scale Integration) circuit. When a simulator is unable to determine whether a logic value should be a ‘0’ or a ‘1’, it assigns an ‘X’ value. This can lead

Introduction: The queue is a special data type in System Verilog that works on the principle of FIFO (First in First Out). Thus, the element that is stored first in the queue is retrieved first, just as the case in the real-life queue. What is Queue in System Verilog? Concept of push and pop:-