Blog

 Introduction: Advanced Peripheral Bus (APB) is the part of Advanced Microcontroller Bus Architecture (AMBA) family protocols. The Latest version of APB is v2.0, which was a part of AMBA 4 release. It is a low-cost interface and it is optimized for minimal power consumption and reduced interface complexity. Unlike AHB, it is a Non-pipelined protocol, […]

SEQUENTIAL MODELS In digital circuits, storage of data is done either by feedback, or by gate capacitances that are refreshed frequently. Pending : Fig.181 Sequential models FEEDBACK MODEL: Pending : Fig.182 Feedback Mode CAPACITIVE MODEL Pending : Fig.183Capacitive model When c becomes 1 the value of D is saved in the input gate of the

In today’s environment the MOS transistor is the basic element around which a VLSI is built. Designers familiar with logic gates and their configurations at the circuit level may choose to do their designs using MOS transistors. Verilog has the provision to do the design description at the switch level using such MOS transistors. Switch

INTRODUCTION             Design descriptions at data flow level and gate level are close to the circuit. At every stage of the design description process, one can relate the modules and the instantiations with the corresponding logic or sequential blocks and their interconnections. The approach is practical and effective as long

INTRODUCTION             Digital designers are normally familiar with all the common logic gates, their symbols, and their working. Flip-flops are built from the logic gates. All other functionally complex and more involved circuits can also be built using the basic gates. All the basic gates are available as “Primitives” in

MODULE        Any Verilog program begins with a keyword – called a “module.” A module is the name given to any system considering it as a black box with input and output terminals as shown in Fig.5. The terminals of the module are referred to as ‘ports’. The ports attached to a module