TYPES OF PROGRAMMABLE LOGIC DEVICES (PLD): Programmable Arrays OR Array AND Array Classifications of Simple Programmable Logic Devices (SPLD) Read-Only Memory (ROM) Programmable Array Logic (PAL) Programmable Logic Array (PLA) Programmable Logic Sequencer (PLS) More complex FPGA (Field Programmable Gate Arrays) CPLD (Complex Programmable Logic Devices) Classifications of Simple Programmable Logic Devices (SPLD) Read Only […]
UNIT VLOGICAL FAMILIES AND PROGRAMMABLE LOGIC DEVICES (Pending – Pre MCQ) THEORY Introduction Logic families represent kind of digital circuit/methodologies for logic expression Integration levels: SSI: Small scale integration 12 gates/chip MSI: Medium scale integration 100 gates/chip LSI: Large scale integration 1K gates/chip VLSI: Very large scale integration 10K gates/chip ULSI: Ultra large scale integration
Digital electronics : UNIT V Read More »
Generation of A State Diagram from A Timing Chart A common method in describing digital systems uses a timing chart. This chart indicates the operations must take place during particular time slots in order for the system to function properly. These operations are initiated by control signals and the timing chart indicates when each control
UNIT IV ASYNCHRONOUS SEQUENTIAL LOGIC (Pending – Pre MCQ) THEORY : An asynchronous (ripple) counter is a single JK-type flip-flop, with its J (data) input fed from its own inverted output. This circuit can store one bit, and hence can count from zero to one before it overflows (starts over from 0). This counter will
Digital Electronics : UNIT IV Read More »
Simulation and Synthesis in VLSI In the design flow of digital circuits, simulation and synthesis are two crucial steps. Simulation: A design must be checked to ensure that it is functionally correct, after it has been specified and entered. Simulation is the process of running a design through a software simulator to
Functional Verification in VLSI Read More »
The components of the target design can be described at different levels with the help of the constructs in Verilog. 1) Circuit Level At the circuit level, a “switch” is the basic element with which digital circuits are built. Switches can be combined to form inverters and other gates at the next higher level of abstraction.
LEVELS OF DESIGN DESCRIPTION in Verilog Read More »
Unit IIISEQUENTIAL CIRCUITS Pre – MCQ THEORY The Basic Latch Basic latch is a feedback connection of two NOR gates or two NAND gates It can store one bit of information It can be set to 1 using the S input and reset to 0 using the R input The Gated Latch Gated latch is
Digital Electronics : Unit III Read More »
History : Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo. Beginning Verilog was one of the first modern hardware description languages to be invented. It was created by Prabhu Goel and Phil Moorby during the winter of 1983/1984. The
INTRODUCTION TO VERILOG Read More »
UNIT – II COMBINATIONAL CIRCUITS (Pending – Pre MCQ) THEORY:Binary Adder and SubtractorThe operation of adding two binary numbers is one of the fundamental tasks performed by a digitalcomputer. The four basic addition operations are 0 + 0 = 0, 1 + 0 = 1, 0 + 1 = 1 and 1 + 1 =
Digital Electronics – unit II Read More »
